VLSI KoreaDaily Silicon: Samsung KRW 89.5T Profit, HBM4 and ATE Capacity
A practicing semiconductor engineer's daily read on global silicon news - Samsung KRW 89.5T Profit, HBM4 and ATE Capacity
🆓 무료 글 · 누구나 무료로 읽을 수 있는 글입니다
A practicing semiconductor engineer's daily read on global silicon news:
Samsung's KRW 89.5T operating profit marks the AI-memory surge, while SK hynix's HBM4 ramp, Lam's $8.10B guidance, and Advantest's raised forecast expose a shared backend-capacity constraint.
Chase's Take - I read these numbers as a backend allocation problem, not an HBM pricing story. Advanced packaging, burn-in, and ATE test time can cap output before wafer starts do.
The next proof points are Samsung's 2nm Gen2 ramp and whether Lam's 20% Korea exposure converts into actual tool acceptance.
1. Samsung Record Profit: AI Memory Boom
TL;DR - Samsung posted KRW 171.5T in revenue and KRW 89.5T in operating profit, with semiconductors generating most of the earnings.
Source: Associated Press - Samsung Record Profit: AI Memory Boom
2. SK hynix 2Q26 Results: HBM4 Volume Shipments
TL;DR - SK hynix reported provisional K-IFRS revenue of KRW 79.3187T, operating profit of KRW 60.5426T, and a 76% operating margin.
Source: SK hynix - SK hynix 2Q26 Results: HBM4 Volume Shipments
3. Lam Research June 2026 Quarter: Korea Reaches 20% of Revenue
TL;DR - Lam Research posted $6.72B in revenue, a 51.7% GAAP gross margin, and a 37.4% operating margin, converting AI wafer-fab-equipment demand into earnings.
Source: Lam Research - Lam Research June 2026 Quarter: Korea Reaches 20% of Revenue
4. Advantest Financial Review: FY2026 Q1 Tester Growth
TL;DR - Advantest posted Q1 revenue of JPY 367.5B and operating profit of JPY 190.0B, up 39.3% and 53.3% YoY, respectively.
Source: Advantest - Advantest Financial Review: FY2026 Q1 Tester Growth
5. Qualcomm Fiscal Q3 2026: Automotive Revenue Up 61%
TL;DR - Qualcomm posted $9.947B in revenue and $1.87 EPS, with QCT revenue of $8.504B and a 26% EBT margin.
Source: Qualcomm - Qualcomm Fiscal Q3 2026: Automotive Revenue Up 61%
6. 2026 State of the Industry: 4,500 Chips per AI Server Rack
TL;DR - SIA put 2025 global semiconductor revenue at $795.6B and cited WSTS's $1.5T forecast for 2026, quantifying how AI capex expands chip content.
Source: SIA - 2026 State of the Industry: 4,500 Chips per AI Server Rack
What to Watch Next
- Samsung Foundry's H2 2nm Gen2 mobile ramp and 4nm HBM base-die revenue
Separate design wins from the pace at which they convert into actual wafer starts, yield, and customer qualification. - SK hynix's HBM4 H2 ramp and HBM4E qualification
Advanced packaging, burn-in, and final-test slots may determine supply more than DRAM stack shipments do. - Lam's $8.10B September-quarter guidance and 20% Korea revenue share
Installation, acceptance, and fab utilization after shipment will determine whether equipment revenue holds. - Qualcomm's Q4 pricing pass-through and QCT gross margin
Track the lag in passing wafer, assembly, test, packaging, and memory cost increases to customers.
Signal Radar — More Headlines
- Microsoft FY2026 Q4: Azure Revenue Up 43% (Microsoft)
- Cadence Q2: Core EDA Up 18%, Backlog at $8.1B (Cadence)
- Teradyne Q2 Revenue Hits $1.329B as Memory Final Test Sets a Record (Teradyne)
- Amkor Q2 Revenue at $1.90B, Guides Q3 Gross Margin to 18.5%-19.5% (Amkor)
- NXP Q2 Revenue Reaches $3.50B on Automotive and Physical AI Growth (NXP)
- Rambus Q2 Revenue Hits $207.4M as DDR5-9600 and PCIe 7 IP Expand (Rambus)
- Sanmina Q3 Revenue Hits $3.46B, FY2026 Guidance Raised (Sanmina)
- Synopsys and Intel Foundry Expand 14A PDK and IP Readiness (Synopsys)
- Synopsys, AMD, and Microsoft Collaborate on Agentic AI Chip Design (Synopsys)
- Synopsys Unveils AI-Powered Engineering at DAC 2026 (Synopsys)
Further Reading on VLSI Korea
- TCB Bonding: HBM4's Bottleneck Is Shifting from TSVs to the Bonding Process
Connects Samsung's and SK hynix's HBM4 ramps through package yield, tact time, and qualification. - After the Memory Wall, the Interconnect Wall: Why AI Packaging Became a System Process
Provides the package and interconnect context behind SIA's AI-rack chip-density figures.
