RTL2GDS: Static Timing Analysis, Engineering Chage Order. STA & ECO
1. Introduction: Timing Integrity in Digital Integrated Circuit Design In modern semiconductor design, particularly in the design flow of ASICs...
Read analysis
01 / THE BRIEFING
Semiconductor intelligence, without the noise.
현직 엔지니어의 기술 해설과 산업 데이터 분석
YOUR READING LIST
Continue where you left off.
Stored only in this browser.
02 / LATEST INTELLIGENCE
View archive
Analysis for builders and decision makers.
English
RTL to GDSII: Logic Synthesis - Principles of Gate-level Conversion Based on Constraints (SDC)
In modern semiconductor design, particularly in the ASIC (Application Specific Integrated Circuit) design flow, Logic Synthesis is the most critical...
English
RTL to GDS: Design Verification
1. Introduction: Engineering that mathematically and logically proves design intent From the perspective of the grand flow of semiconductor design—the RTL...
English
How to Assess the Actual Process Micro-Level Using PDK
In advanced processes, the process name (e.g., 7nm, 5nm, 3nm) does not correspond to the actual physical dimensions. Instead, chip manufacturers use them...
English
RTL to GDS: 1. RTL Design, Verilog coding style
Part 1: The Beginning of Implementation (Front-end Bridge) Foreword: The First Gateway Before RTL Code Becomes Silicon In modern semiconductor design,...
English
Semiconductor Design Engineer Salary Rankings
The New Order of the Silicon Empire and the Value of Engineers As of 2025, semiconductors stand at the center of global economic and technological...
![[VLSI CAD] Why Optimization is Hard: NP-hard, heuristic, AI EDA](https://images.unsplash.com/photo-1581089778245-3ce67677f718?crop=entropy&cs=tinysrgb&fit=max&fm=jpg&ixid=M3wxMTc3M3wwfDF8c2VhcmNofDE3fHxtYXRofGVufDB8fHx8MTc2NzI0MzQ1MXww&ixlib=rb-4.1.0&q=80&w=600)
English
[VLSI CAD] Why Optimization is Hard: NP-hard, heuristic, AI EDA
TL;DR 1) Physical Design: Why is it NP-hard The most classic "hard" problem in Logic Synthesis, the first step of Physical Design, is two-level Boolean...
English
Analyzing the pricing structure of EDA tools. Synopsys, Cadence, SIEMENS EDA
Executive Summary Structural causes for high prices Duopoly 독점이면, you can charge more, right? This is a one-shot perspective, and the EDA Industry is a ...