English
Overview of SPICE and STA In modern high-density VLSI design, it's crucial to ensure that an integrated circuit (IC) operates correctly and reliably at its specified clock period. This is achieved through rigorous timing analysis, which identifies potential performance bottlenecks and ensures compliance with timing constraints. Static Timing
English
In the field of Very Large Scale Integration (VLSI) design, a finished semiconductor chip's performance is not only determined by its logical functionality but is also significantly affected by physical phenomena that occur on the tiny wires, or interconnects, inside the chip. These physical phenomena are known as
English
Multi-Project Wafer (MPW) is a service that allows various semiconductor designs to be fabricated on a single wafer. Think of it like a "variety pizza"—instead of ordering a full pizza with just one topping, an MPW wafer combines multiple different designs from various teams onto a single
English
Chip design, particularly for modern, complex System on Chip (SoC) designs, is growing on an unimaginable scale. In the past, it was possible to fit an entire design into a single Verilog netlist and process it with an EDA tool. Now, that approach leads to several problems. Massive Designs, New
English
All electronic devices that underpin modern society—smartphones, computers, automobiles, AI servers, and more—cannot exist without semiconductor chips. These tiny chips integrate billions of microscopic transistors onto a single piece of silicon, a highly integrated technology known as Very Large Scale Integration (VLSI). VLSI is not merely a continuation
English
Do you have a semiconductor design engineer in your family? Before planning your Vacance? ask them for their 'Tape out' schedule. The term “tape-out” harks back to the 1970s when engineers recorded design data on magnetic tapes and physically shipped them to foundries (Tapeout Origin). These tapes held
English
Introduction The memory hierarchy is a cornerstone of modern computer architecture, enabling systems to balance the competing demands of speed, capacity, and cost. From ultra-fast registers to high-capacity hard disk drives (HDDs), each level of the hierarchy is optimized for specific performance characteristics. However, the growing disparity between processor and
English
1. Introduction to Physical Verification in VLSI Design Physical verification is a critical step in the VLSI design flow, ensuring that the integrated circuit (IC) layout adheres to the manufacturing constraints defined by the foundry. Among the various checks performed, Design Rule Checking (DRC) is a cornerstone of physical verification,
English
Introduction to Semiconductor Yield In Very Large Scale Integration (VLSI) manufacturing, yield is a cornerstone metric that quantifies the proportion of functional integrated circuits (ICs) produced from a silicon wafer. Defined as the ratio of good chips to total chips, yield directly influences the economic viability of semiconductor production. The
![[Digital design] Latch based Static Timing Analysis](https://storage.ghost.io/c/e0/1d/e01dab3f-8599-4f20-85b3-3b2507a10672/content/images/size/w600/2025/06/-------------2025-06-15-073417.png)
korean
소개 Latch-based design is used in digital semiconductor design. Cell Transistor count D Latch 12~16 D Flip-Flop 18~32 Compared to Flip-Flop-based design, it offers the advantage of reduced transistor count, which impacts power and area. A key benefit of latches is timing flexibility through time borrowing. However, Flip-Flops
English
Executive Summary The Trump administration's recent export control measures targeting Electronic Design Automation (EDA) software represent a paradigm shift in semiconductor geopolitics, fundamentally altering the landscape of global chip design capabilities. This comprehensive analysis examines the technical, economic, and strategic implications of restricting Synopsys, Cadence, and Siemens EDA
English
The landscape of semiconductor manufacturing has evolved into a complex ecosystem where foundry selection represents one of the most critical strategic decisions in ASIC development. As process technologies advance beyond the 3nm node and specialized applications demand increasingly stringent requirements, the foundry selection process has transformed from a simple cost-performance